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Semiconductors & ICs
A proposed integrated circuit would
translate (1) a pair of input signals hav-
ing a low differential potential and a
possibly high common-mode potential
into (2) a pair of output signals having
the same low differential potential and a
low common-mode potential. As used
here, “low” and “high” refer to poten-
tials that are, respectively, below or
above the nominal supply potential (3.3
V) at which standard complementary
metal oxide/semiconductor (CMOS) in-
tegrated circuits are designed to oper-
ate. The input common-mode potential
could lie between 0 and 10 V; the output
common-mode potential would be 2 V.
This translation would make it possible
to process the pair of signals by use of
standard 3.3-V CMOS analog and/or
mixed-signal (analog and digital) cir-
cuitry on the same integrated-circuit
A small microprocessor, suitable for
use in applications in which high relia-
bility is required, was designed to be im-
plemented in either an application-spe-
cific integrated circuit (ASIC) or a
field-programmable gate array (FPGA).
The design is based on commercial mi-
croprocessor architecture, making it
possible to use available software devel-
opment tools and thereby to implement
the microprocessor at relatively low cost.
The design features enhancements, in-
cluding trapping during execution of il-
legal instructions. The internal structure
of the design yields relatively high per-
formance, with a significant decrease,
relative to other microprocessors that
perform the same functions, in the num-
ber of microcycles needed to execute
macroinstructions.
The problem meant to be solved in
designing this microprocessor was to
provide a modest level of computational
capability in a general-purpose proces-
sor while adding as little as possible to
the power demand, size, and weight of a
system into which the microprocessor
would be incorporated. As designed, this
microprocessor consumes very little
power and occupies only a small portion
of a typical modern ASIC or FPGA. The
microprocessor operates at a rate of
about 4 million instructions per second
with clock frequency of 20 MHz.
This work was done by Igor Kleyner,
Richard Katz, and Hugh Blair-Smith of God-
dard Space Flight Center. Further information
is contained in a TSP (see page 1). GSC-
15493-1
Small Microprocessor for ASIC or FPGA Implementation
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Source-Coupled, N-Channel, JFET-Based Digital Logic Gate
Structure Using Resistive Level Shifters  
John H. Glenn Research Center, Cleveland, Ohio
A circuit topography is used to create
usable, digital logic gates using N (nega-
tively doped) channel junction field ef-
fect transistors (JFETs), load resistors,
level shifting resistors, and supply rails
whose values are based on the DC para-
metric distributions of these JFETs. This
method has direct application to the
current state-of-the-art in high-tempera-
ture (300 to 500 °C and higher) silicon
carbide (SiC) device production, and
defines an adaptation to the logic gate
described in U.S. Patent 7,688,117 in
that, by removing the level shifter from
the output of the gate structure de-
scribed in the patent (and applying it to
the input of the same gate), a source-
coupled gate topography is created. This
structure allows for the construction
AND/OR (sum of products) arrays that
use far fewer transistors and resistors
than the same array as constructed from
the gates described in the aforemen-
tioned patent. This plays a central role
when large multiplexer constructs are
necessary; for example, as in the con-
struction of memory. 
This innovation moves the resistive
level shifter from the output of the basic
gate structure to the front as if the input
is now configured as what would be the
output of the preceding gate, wherein
the output is the two level shifting resis-
tors. The output of this innovation can
now be realized as the lone follower
transistor with its source node as the
gate output. Additionally, one may leave
intact the resistive level shifter on the
new gate topography. A source-coupled
to direct-coupled logic translator will be
the result. 
This work was done by Michael J. Kra-
sowski of Glenn Research Center. Further in-
formation is contained in a TSP (see page 1).
Inquiries concerning rights for the com-
mercial use of this invention should be ad-
dressed to NASA Glenn Research Center, In-
novative Partnerships Office, Attn: Steven
Fedor, Mail Stop 4–8, 21000 Brookpark
Road, Cleveland, Ohio 44135. Refer to
LEW -18636-1. 
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chip. A schematic of the circuit is shown
in the figure.
Standard 3.3-V CMOS circuitry can-
not withstand input potentials greater
than about 4 V. However, there are many
applications that involve low-differential-
potential, high-common-mode-potential
input signal pairs and in which standard
3.3-V CMOS circuitry, which is relatively
inexpensive, would be the most appro-
priate circuitry for performing other
functions on the integrated-circuit chip
that handles the high-potential input
signals. Thus, there is a need to combine
high-voltage input circuitry with stan-
dard low-voltage CMOS circuitry on the
same integrated-circuit chip. The pro-
posed circuit would satisfy this need.
In the proposed circuit, the input sig-
nals would be coupled into both a level-
shifting pair and a common-mode-sens-
ing pair of CMOS transistors. The output
of the level-shifting pair would be fed as
input to a differential pair of transistors.
The resulting differential current output
would pass through six standoff transis-
tors to be mirrored into an output branch
by four heterojunction bipolar transistors.
The mirrored differential current would
be converted back to potential by a pair of
diode-connected transistors, which, by
virtue of being identical to the input tran-
sistors, would reproduce the input differ-
ential potential at the output.
The common-mode-sensing pair would
be used to set the control potential for a
biasing circuit that would provide the
proper terminal potentials for protecting
all devices against excessive excursions of
potential for a common-mode potential
range of 0 to 12 V. The biasing circuit
would include high-voltage-drain transis-
tors capable of withstanding the full high
input potentials on their drains; the incor-
poration of these transistors would enable
simplification of part of the bias circuit
and of the circuitry associated with the
input transistor pairs. High-voltage n-wells
would enable floating of substrates of p-
channel metal oxide/semiconductor
field-effect transistors to potentials as high
as tens of volts, whereas devices contain-
ing standard n-wells break down at poten-
tials between 6 and 7 V, even though max-
imum gate-to-source and drain-to-source
potentials remain at 3.3 V.
The expected performance of the cir-
cuit has been studied in computational
simulations. The table presents values of
some performance parameters deter-
mined from the results of the simulations. 
This work was done by Jeremy A. Yager, Mo-
hammad M. Mojarradi, and Tuan A. Vo of
Caltech and Benjamin J. Blalock from Univer-
sity of Tenn., Knoxville for NASA’s Jet Propul-
sion Laboratory. Further information is con-
tained in a TSP (see page 1). NPO-45762
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Several Performance Parameters of the proposed level translator were extracted from results of com-
putational simulations. The proposed circuit schematic is shown.
A technique of monitoring digital
closed-loop feedback systems has been
conceived. The basic idea is to obtain in-
formation on the performances of
closed-loop feedback circuits in such sys-
tems to aid in the determination of the
functionality and integrity of the circuits
and of performance margins.
The need for this technique arises as fol-
lows: Some modern digital systems include
feedback circuits that enable other circuits
to perform with precision and are tolerant
of changes in environment and the de-
vice’s parameters. For example, in a preci-
sion timing circuit, it is desirable to make
the circuit insensitive to variability as a re-
sult of the manufacture of circuit compo-
nents and to the effects of temperature,
voltage, radiation, and aging. However,
such a design can also result in masking
the indications of damaged and/or deteri-
orating components.
The present technique incorporates
test circuitry and associated engineering-
Monitoring Digital Closed-Loop Feedback Systems
Designed-in test circuitry enables determination of performance margins and performance trends.
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